Abstract-We present a new bonding process for gallium nitride (AlGaN/GaN) devices from Si onto diamond substrates. In our technology AlGaN/GaN-devices are transferred from silicon (Si) onto single (SCD) and polycrystalline diamond (PCD) substrates by van der Waals bonding. Load-pull measurements on Si and SCD at 3 GHz and 50 V drain bias show comparable power-added-efficiency (PAE) and output power (P out) levels. Also, comparisons of 2x1 mm GaN-diodes on Si, PCD, and SCD reveal significantly increased power levels. In summary, we show a promising new GaN-on-diamond technology for future highpower, microwave GaN-device applications.
I. INTRODUCTION
The progressive development of GaN-based power amplifiers (PA) for higher P out and higher frequencies opens a growing market of applications for wide-band gap semiconductor electronics [1] , [2] . Radio-frequency (RF) communication systems would extremely profit from this trend leading to even higher integration densities, smaller system sizes, and overall better system performance.
GaN-devices are mainly fabricated on three different substrate technologies, silicon carbide (SiC), Si, and sapphire. GaN-on-SiC achieves currently the highest power densities attributed to its largest thermal conductivity. However, having proven extremely high RF power densities of 40 W/mm [2] , thermal management is the primary limiting factor. Diamond as substrate, provides a 4x higher thermal conductivity (κ diamond >2000 W/m·K) than SiC (κ SiC = 490 W/m·K) and potentially allows even better performance (cp. Fig. 1 ).
All presently published GaN-on-diamond technologies divide into two categories -growth and bonding. Epitaxial growth of GaN layers on diamond is challenging, both on PCD [3] [4] for its polycrystalline nature and SCD [5] [6] [7] for its limited size. The reverse approach, i.e., growing diamond on top [8] or bottom [9] of the GaN-layer already competes with GaN-on-SiC technology [10] [11] . Element Six grows PCD on the nitrogen-face GaN-buffer layer [12] . Extensive reliability testing [13] and scaling to 4-inch wafer size [9] demonstrate its efficiency for next-generation high-power semiconductor devices. Their GaN-on-diamond technology [14] achieved a RF (10 GHz, U DS = 40 V) P out level of 7.9 W/mm and PAE of 46 % [14] . A bonding process for diamond on GaNlayers was first developed at high temperatures of ∼800
• C [15] , but thermal stress limited this technology to small areas (<2x2 cm 2 ). Later, GaN-devices bonded at low temperatures [16] achieved the current record in GaN-on-diamond RF P out levels of 11 W/mm with 51 % PAE (10 GHz, 40 V) [17] . Thermal measurements of GaN-on-diamond devices revealed the thermal boundary resistance (TBR) as a major limitation of this technology [18] , [19] , [20] . High TBRs, mainly attributed to low crystal quality and hence thermally poor layers, i.e., the GaN buffer and low-quality diamond nucleation layers can negate any substrate benefits [21] . However, continuous improvements by several groups make GaN-ondiamond a realistic contender in several future semiconductor high-power applications.
Our approach focuses on the combination of GaN and diamond by a van der Waals (vdW) bonding technology. Capillary forces bring both surfaces into close contact, and further annealing creates a strong bond between both surfaces. This approach is similar to the technique first employed with GaAs thin films [23] . Here, GaAs electronics showed improved performance on diamond substrates compared to Si [24] . With this technology, we demonstrate GaN-on-diamond layers and devices bonded on PCD and SCD substrates.
II. DIAMOND SUBSTRATE FABRICATION
PCD was grown by microwave chemical vapor deposition (MW-CVD) in hydrogen/ methane plasma on Si substrates as listed in Table I . Diamond nanoparticles of 6.7 nm mean size initialize the nucleation to grow 350 μm thick PCD wafers. The thermal quality of this starting layer is of great relevance since this nucleation side, after a short polishing step is bonded onto the GaN-buffer surface. The detailed seeding procedure is described in [25] . After growth, the rough growth side was polished to a final diamond thickness of 250 μm. The nucleation side was shortly polished to remove the first several nm of porous diamond. Extended mechanical polishing roughens the nucleation surface since the influence of soft and hard polishing directions becomes increasingly dominant. In addition to PCD, SCD was bonded onto GaN buffer layers, which presents our current reference for this technology. These were bought from Element Six in 8x8 mm area. Since direct bonding requires extremely flat surfaces, small surface roughness (SR) is necessary to achieve good bonding results. SCD is polished to < 0.5 nm SR, which makes it ideal for bonding. Besides, there is no thermally poor nucleation layer but high-quality diamond directly at the GaN-buffer interface. The bonding process is currently developed on 8x8 mm SCD and 9 mm PCD substrates.
III. GAN-EPITAXY AND DEVICE FABRICATION
We demonstrate the transfer of two topologically very different transistor devices. First, 2x300 μm gate-width transistors for RF applications quantify heat-spreading capabilities at high local power densities. Second, large 2x2 mm transistors suitable for DC-switching applications show the reliability of our transfer technology on a large area.
Both device types were fabricated on AlGaN/GaNheterostructures grown by metal-organic chemical vapor deposition (MO-CVD) on high-resistivity Si substrates. The heterostructure consists of an aluminum nitride (AlN) nucleation layer, a GaN-buffer, an AlGaN barrier layer and a GaN cap. AlGaN transition layers prevent cracks during the final cooling process.
Our device processing is based on standard III-V equipment with lateral device definition by optical stepper lithography. Every process step is optimized for homogeneity and reproducibility to achieve a high yield of GaN-on-Si devices. Ref. [26] presents a detailed description of our GaN-epitaxy on Si and subsequent device processing.
IV. GAN-TRANSFER AND BONDING
In our GaN-on-diamond technology, the combination of GaN and diamond is established by vdW forces. This approach offers the flexibility of a bonding technology combined with a small separation between diamond and the hot transistor region. Bonding temperatures below 300
• C enable a seamless integration of GaN-on-Si devices to GaN-on-diamond device technology. Bonded layers demonstrated strong vdW forces able to withstand mechanical stress applied by razor blades and thermal stress at 250
• C for 30 minutes. Razor blade shear and lift-off forces produced small layer chips leaving the remaining layer without visible damage and thermal stress had no negative effect at all. Fig. 2 shows a summary of the different process steps in GaN-on-diamond technology. After device fabrication on GaN-on-Si wafers and dicing into 12x12 mm reticles (a), the device layer is transferred onto a sapphire carrier (b). In (c) the Si substrate is wet-chemically removed by an acetic mixture of hydrofluoric acid (49 wt% HF) and nitric acid (69 wt% HNO 3 ) (no additional heating), as described in [27] , [28] , [29] . This etching is very isotropic on Si and highly selective to the AlN nucleation layer. In (d) the AlN nucleation layer is bonded onto a polished PCD or SCD substrate by vdW bonding as described in [23] . After a solid bond is established, the sapphire carrier is removed at elevated temperatures of around 200
• C. Finally, the GaN-on-diamond chip is soldered to a copper heat sink with gold/ indium adhesion layers (f).
V. 3 GHZ, 50 V LOAD-PULL MEASUREMENTS
3 GHz (50 V drain bias) load-pull measurements of 2x300 μm gate-width transistors demonstrate the RFperformance on SCD as fabricated with our bonding technique.
First, output impedance was tuned to achieve maximum P out (P out -max) and PAE (PAE-max). Table II summarizes the best results achieved for the GaN-on-Si transistor and its transferred GaN-on-diamond equivalent in continuous wave (cw) measurements. PAE-max improved from 50.6 % (on Si) to 54.2 % (on SCD) at similar P out of 35.3 dBm and 35.1 dBm, respectively. P out -max remained at similar levels of 36.1 dBm (on Si) and 36.0 (on SCD) with increased PAE of 43.6 % and 46.5 %, respectively. However, the measurement of GaN-on-Si transistors on-wafer and GaN-on-diamond on isolated chips requires additional detailed characterizations to guarantee objective comparisons.
As summarized in table III pulsed measurements on the GaN-on-diamond transistor revealed potentially much higher PAE and P out . In pulsed measurements PAE-max increased With output impedance fixed at maximum PAEs, loadpull measurements between a GaN-on-diamond transistor and all original GaN-on-Si transistors were compared. Fig. 3 shows PAE (blue), gain (green), and P out (red) for different input power levels (P in ) on SCD (with symbols) and Si (no symbols). For P in <15 dBm GaN-on-diamond achieved small improvements in PAE, gain and P out compared to all GaN-onSi equivalent transistors. For P in >15 dBm P out and gain curves approach the values of GaN-on-Si.
The underlying complexity of this large sequence of critical fabrication steps to final GaN-on-diamond devices suggests that further improvements are quite probable. These first experiments successfully showed that 2x300 μm gate-width transistors can be transferred from Si onto diamond without Fig. 3 . Load-pull measurement results of PAE (blue), gain (green) and Pout (red) on 2x300 μm gate-width transistors at 3 GHz, 50 V DC bias and constant load (load at maximum PAE). The transistor transfered onto diamond (with symbols) shows higher PAE than any GaN-on-Si transistor (other curves) at any input power level. At low input power gain and Pout is also higher on diamond but approximates the Si devices at higher input power. any observable performance degradation. Small improvements in PAE were recognized at comparable P out levels.
VI. DC-MEASUREMENTS ON 2X1 MM DIODES
To characterize the GaN-on-diamond technology on larger devices, 2x1 mm AlGaN/GaN-diodes were transferred from Si onto PCD and SCD substrates. In Fig. 4 differential interference contrast (DIC) micrographs show the different appearance of a pair of these AlGaN/GaN-GaN-diodes on Si (Fig. 4a) , PCD (Fig. 4b) and SCD (Fig. 4c ). Si appears dark, whereas PCD and SCD diffusively scatter the light. PCD is easily distinguished by the visible grains in the background.
To obtain characteristic diode curves, the drain-source voltage (U DS ) was increased in 1 V steps from 0 to 5 V (on Si and PCD) and 10 V (for SCD). At each voltage level, the measurement was kept for 10 s to apply a large heat load. The baseplate temperature regulated to constant 40
• . On SCD the maximum applied (U DS ) was increased to 10 V to quantify the diode's performance on diamond at high power levels >100 W. 5 . Diodes of 2x1 mm size bonded onto Si (red), PCD (blue) and SCD (black). For Si and PCD, U DS was only increased to 5 V to avoid any thermal damage. For SCD better cooling was expected and therefore U DS increased to 10 V. The current carrying capacity increases significantly on PCD and SCD substrates and best performance is achieved with SCD.
VII. CONCLUSIONS
Our low-temperature GaN-on-diamond transfer process with its seamless integration into GaN-on-Si device fabrication offers significant advantages in flexibility over direct diamond growth techniques. Pulsed load-pull measurements achieved 36.5 dBm P out with 53.5 % PAE (3 GHz, 50 V drain bias) in these first results, i.e. 7.43 W/mm P out density with our technology. Future work will compare this GaN-on-diamond approach at even higher frequencies of operation.
